



## Course Syllabus: Integrated Analog/Digital Interface Circ - EE 302

<b>Division</b>	Computer, Electrical and Mathematical Sciences & Engineering
<b>Course Number</b>	EE 302
<b>Course Title</b>	Integrated Analog/Digital Interface Circ
<b>Academic Semester</b>	Summer
<b>Academic Year</b>	2017/2018
<b>Semester Start Date</b>	06/10/2018
<b>Semester End Date</b>	08/09/2018
<b>Class Schedule</b> (Days & Time)	09:00 AM - 12:00 PM   Mon , 01:00 PM - 04:00 PM   Thu

### Instructor(s)

Name	Email	Phone	Office Location	Office Hours
Hossein Fariborzi	hossein.fariborzi@kaust.edu.sa	+966128087302	3275, 3, Ibn Sina (bldg. 3)	Thu 4-5 PM Mon 1-2 PM

### Teaching Assistant(s)

Name	Email
------	-------

### Course Information

<b>Comprehensive Course Description</b>	<p>This course covers most of the well-known digital-to-analog and analog-to-digital conversion schemes. These include the flash, folding, multi-step and pipeline Nyquist rate architectures. Oversampling, sigma-delta converters are also discussed. Intensive literature review on the current converters and practical design in the framework of a course project is a significant part of this course. Students design (schematic and layout) and simulate (pre- and post-layout) complete converters with strict FOM requirements.</p> <p>The course is offered in 5 main modules:</p> <ul style="list-style-type: none"> <li>-Overview of main concepts and definitions classic DAC/ADC architectures</li> <li>-Sub-circuits and building blocks of data converters: voltage comparators and switched capacitor circuits</li> <li>-Flash, SAR and ADCs</li> <li>-Advanced ADC and DAC architectures and trends</li> <li>-Study of major Figure of Merits and the path toward the improvement of current architectures</li> </ul>
<b>Course Description from Program Guide</b>	<p>This course covers most of the well-known digital-to-analog and analog-to-digital conversion schemes. These include the flash, folding, multi-step and pipeline Nyquist rate, architectures. Oversampling converters are also discussed. Practical design work is a significant part of this course. Students design and model complete converters.</p>
<b>Goals and Objectives</b>	<p>The students will be able to:</p> <ul style="list-style-type: none"> <li>-Comprehend the basic principles and challenges in data converter design</li> <li>-Combine the knowledge acquired in the lectures and recent literature and design an optimized ADC, targeting improvement of (at least) one of the major FOMs.</li> </ul>
<b>Required Knowledge</b>	<p>The main requirement is knowledge of CMOS analog/mixed-signal circuit design. Either EE 202 or EE 201 is sufficient. A big bonus would be prior design experience with Cadence tools.</p>

<b>Reference Texts</b>	<p>The main reference is the lecture notes, but the following books are suggested, all of them accessible from KAUST library e-collection:</p> <ul style="list-style-type: none"> <li>-CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters, Rudy van de Plassche. <a href="http://link.springer.com/book/10.1007%2F978-1-4757-3768-4">http://link.springer.com/book/10.1007%2F978-1-4757-3768-4</a></li> <li>-Advanced Data Converters, Gabriele Manganaro <a href="http://ebooks.cambridge.org/ebook.jsf?bid=CBO9780511794292">http://ebooks.cambridge.org/ebook.jsf?bid=CBO9780511794292</a></li> <li>-Principles of Data Conversion System Design, B. Razavi.</li> <li>-Data Converters, F. Maloberti.</li> <li>-Analog-to-Digital Conversion, M. Pelgrom.</li> </ul>
<b>Method of evaluation</b>	<p><b>40.00%</b> - Course Project(s)  <b>15.00%</b> - Scientific review article presentation  <b>15.00%</b> - Quiz(zes)  <b>30.00%</b> - Final exam</p>
<b>Nature of the assignments</b>	<p>As the lectures progress, the students will review the state-of-the-art architectures and after consulting with the instructor, present their critical evaluation of 3-5 designs in the class. Active participation in the discussions is of key importance.</p> <p>The course project is an individual effort, and requires students to use their newly acquired knowledge to design an advanced ADC from A to Z.</p>
<b>Course Policies</b>	<p>20% penalty for each day of late submission, for all assignments and projects.</p> <p>Missing a class is a bad idea. If you really HAVE TO miss one class, make sure you sit down with the instructor to discuss the content and get a make-up reading assignment.</p>
<b>Additional Information</b>	

## Tentative Course Schedule

*(Time, topic/emphasis & resources)*

Week	Lectures	Topic
1	Mon 06/11/2018 Thu 06/14/2018	Introduction, basic concepts and definitions, standard and traditional ADC/DAC categories and architectures. No class on Thursday 6/14 due to the Eid holidays.
2	Mon 06/18/2018 Thu 06/21/2018	No classes- Eid Holidays
3	Mon 06/25/2018 Thu 06/28/2018	Monday: Class presentation and discussion 1, Classic ADCs and DACs Thursday (Lecture): Classic converters (part 2) Data converters terminology, errors and non-idealities
4	Mon 07/02/2018 Thu 07/05/2018	ADC Errors, SNR, SINAD Pipeline ADC Sampling concepts, Aliasing and Nyquist Theorem
5	Mon 07/09/2018 Thu 07/12/2018	Monday: Class presentation and discussion 2, SAR and pipeline ADCs Thursday (Lecture): Time interleaved ADCs, Oversampling and Delta-Sigma ADCs
6	Mon 07/16/2018 Thu 07/19/2018	Monday (Lecture): Self Calibration in ADCs, Current-based and oversampling DACs Thursday: Class discussion and presentation 3, Potential designs for final project
7	Mon 07/23/2018 Thu 07/26/2018	Monday: In depth literature review of the potential architectures, selection of an architecture for the final project after class discussion Thursday: Project update checkpoint (class discussion): initial simulation results
8	Mon 07/30/2018 Thu 08/02/2018	Monday: Final simulation results discussion. Initial layout design checkpoint Thursday: Final layout design. Class discussion on optimization of layout. Pre and post-layout simulation comparison
9	Mon 08/06/2018 Thu 08/09/2018	Final Exam on Monday 8/6/2018 Project presentation: 8/9/2018
10		-
11		-
12		-
13		-
14		-
15		-
16		-
17		-
18		-

### Note

The instructor reserves the right to make changes to this syllabus as necessary.